A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. The
processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in
addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.
The size of the cache tag directory is
  • a)
    160 Kbits
  • b)
    136 Kbits
  • c)
    40 Kbits
  • d)
    32 Kbits
Correct answer is option 'A'. Can you explain this answer?

Computer Science Engineering (CSE) Question

Can you answer this question?

People are searching for an answer to this question.
This discussion on A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. Theprocessor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, inaddition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.The size of the cache tag directory isa)160 Kbitsb)136 Kbitsc)40 Kbitsd)32 KbitsCorrect answer is option 'A'. Can you explain this answer? is done on EduRev Study Group by Computer Science Engineering (CSE) Students. The Questions and Answers of A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. Theprocessor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, inaddition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.The size of the cache tag directory isa)160 Kbitsb)136 Kbitsc)40 Kbitsd)32 KbitsCorrect answer is option 'A'. Can you explain this answer? are solved by group of students and teacher of Computer Science Engineering (CSE), which is also the largest student community of Computer Science Engineering (CSE). If the answer is not available please wait for a while and a community member will probably answer this soon. You can study other questions, MCQs, videos and tests for Computer Science Engineering (CSE) on EduRev and even discuss your questions like A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. Theprocessor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, inaddition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit.The size of the cache tag directory isa)160 Kbitsb)136 Kbitsc)40 Kbitsd)32 KbitsCorrect answer is option 'A'. Can you explain this answer? over here on EduRev! Apart from being the largest Computer Science Engineering (CSE) community, EduRev has the largest solved Question bank for Computer Science Engineering (CSE).