All Courses
Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity Get the App Login Join for Free
Sign in Open App
GATE Exam  >  GATE Questions  >   A non-pipelined processor has a clock rate o... Start Learning for Free
SaveJoin the Discussion on the App
A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.
What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?
  • a)
    3.84, 625
  • b)
    4.8, 2000
  • c)
    2.84, 625
  • d)
    3.84, 2000
Correct answer is option 'D'. Can you explain this answer?
FREE This question is part of
Download PDF Attempt Test
Download PDF Attempt this Test
Verified Answer
A non-pipelined processor has a clock rate of 2.5 GHz and an average ...
For a non-pipelined processor,
Time for execution= no of cycle per instruction × cycle time* no of instruction
= 5 × 100 × 0.4 nsec
= 200 nsec
For a pipelined processor,
Time for execution= [no of stages + (no of instruction -1)]× cycle time
= [5 + 99] × 0.5 nsec
= 104 × 0.5 nsec
= 52 nsec
Speed Up= 200/ 52
= 3.84
For upgraded processor, clock frequency= 2GHz
Cycle time= 1/2 nsec = 0.5 nsec
In pipelined processor, the average time of executing an instruction is 1 cycle
Therefore no of instructions in 1 sec= 1/0.5 × 109 instructions
=2000 MIPS
View all questions of this test
Most Upvoted Answer
A non-pipelined processor has a clock rate of 2.5 GHz and an average ...
Given data:
Clock rate of non-pipelined processor = 2.5 GHz
Average CPI of non-pipelined processor = 4
Clock rate of upgraded pipelined processor = 2 GHz

To calculate the speedup achieved and MIPS of the upgraded processor:

1. Calculate the cycle time of non-pipelined processor
Cycle time = 1 / clock rate = 1 / 2.5 GHz = 0.4 ns

2. Calculate the execution time of 100 instructions on non-pipelined processor
Execution time = CPI x cycle time x number of instructions
Execution time = 4 x 0.4 ns x 100 = 160 ns

3. Calculate the throughput of non-pipelined processor in MIPS (Million Instructions Per Second)
Throughput = (number of instructions / execution time) / 10^6
Throughput = (100 / 160 ns) / 10^6 = 0.625 MIPS

4. Calculate the cycle time of pipelined processor
Cycle time = 1 / clock rate = 1 / 2 GHz = 0.5 ns

5. Calculate the new CPI of upgraded pipelined processor
New CPI = 1 + (pipeline stages - 1) x pipeline delay
New CPI = 1 + (5 - 1) x 0.1 = 1.4

6. Calculate the execution time of 100 instructions on upgraded pipelined processor
Execution time = new CPI x cycle time x number of instructions
Execution time = 1.4 x 0.5 ns x 100 = 70 ns

7. Calculate the throughput of upgraded pipelined processor in MIPS
Throughput = (number of instructions / execution time) / 10^6
Throughput = (100 / 70 ns) / 10^6 = 1.43 MIPS

8. Calculate the speedup achieved by the upgraded pipelined processor
Speedup = execution time of old processor / execution time of new processor
Speedup = 160 ns / 70 ns = 2.28

Therefore, the speedup achieved for executing 100 instructions is 2.28 and the MIPS of the upgraded processor is 1.43. However, the options provided in the question are not matching with the calculated values. The correct option should be (D) 3.84, 2000.
< Previous Question Next Question >
Explore Courses for GATE exam

Similar GATE Doubts

Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor. Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions, 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALU instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is _____. Correct answer is between '2.15,2.18'. Can you explain this answer?

Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor.Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions. 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALL) instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is ________. Correct answer is '2.16'. Can you explain this answer?

A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer?
Question Description
A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer? for GATE 2024 is part of GATE preparation. The Question and answers have been prepared according to the GATE exam syllabus. Information about A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer? covers all topics & solutions for GATE 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer?.
Solutions for A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer? in English & in Hindi are available as part of our courses for GATE. Download more important topics, notes, lectures and mock test series for GATE Exam by signing up for free.
Here you can find the meaning of A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer?, a detailed solution for A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer? has been provided alongside types of A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice A non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz.What is the speedup achieved for executing 100 instructions and MIPS of the upgraded processor?a)3.84, 625b)4.8, 2000c)2.84, 625d)3.84, 2000Correct answer is option 'D'. Can you explain this answer? tests, examples and also practice GATE tests.
Explore Courses for GATE exam
Signup for Free!
Signup to see your scores go up within 7 days! Learn & Practice with 1000+ FREE Notes, Videos & Tests.
10M+ students study on EduRev
Get App
© EduRev
Education Revolution
Follow Us
Signup to see your scores go up within 7 days!
Access 1000+ FREE Docs, Videos and Tests
Takes less than 10 seconds to signup