A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 andrarr; INTA andrarr; Data Read andrarr; INTb)Ext INT1 andrarr; INT andrarr; INTA andrarr; Data Readc)Ext INT1 andrarr; INT andrarr; INTA andrarr; Address Writed)Ext INT1 andrarr; INT andrarr; Data Read andrarr; Address WriteCorrect answer is option 'B'. Can you explain this answer?

Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity

Open App

GATE Exam > GATE Questions > A microprocessor accepts external interrupts ...

Join the Discussion on the App

A microprocessor accepts external interrupts (Ext INT) through a Programmable Interrupt Controller as shown in the figure.

Assuming vectored interrupt, a correct sequence of operations when a single external interrupt (Ext INT1) is received will be :

a)
Ext INT1 → INTA → Data Read → INT
b)
Ext INT1 → INT → INTA → Data Read
c)
Ext INT1 → INT → INTA → Address Write
d)
Ext INT1 → INT → Data Read → Address Write

Correct answer is option 'B'. Can you explain this answer?

FREE This question is part of

Instrumentation Engineering - IN 2014 GATE Paper (Practice Test)

Attempt Test

Attempt this Test

Verified Answer

A microprocessor accepts external interrupts (Ext INT) through a Progr...

When a single external interrupt (Exp INT1) is raised then it is sensed by programmable interrupt controller and as per their priority it is serviced first and now INT signal is raised by interrupt controller and it is sensed by microprocessor, then microprocessor first completes their current machine cycle and raised the INTA (interrupt acknowledge) signal back to PI controller. This is vectored interrupt so, their address is fixed and ISR (interrupt service Routine) execution will takes place from that address. So, this sequences is mactching with option (B) only

View all questions of this test

View all answers Start learning for free

< Previous Question Next Question >

Explore Courses for GATE exam

Similar GATE Doubts

In a 8085 system, a PUSH operation requires more clock cycles than a POP operation, which oneof the following options is the correct reason for this?

View answer

Consider the following statements:I.Daisy chaining is used to assign priorities in attending interrupts.II.When a device raises a vectored interrupt, the CPU does polling to identify the source of interrupt.III.In polling, the CPU periodically checks the status bits to know if any device needs its attention.IV.During DMA, both the CPU and DMA controller can be bus masters at the same time.Which of the above statements is/are TRUE?

View answer

For slow and inefficient I/O peripherals, the interrupt mechanism to be designed must be fast enough. The best possible choice for interrupt handling would be;

View answer

In case of vectored interrupt, interrupt vector means

View answer

The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a read operation with a miss in cache, 2 nanoseconds for a write operation with a hit in cache and 10 nanoseconds for a write operation with a miss in cache. Execution of a sequence of instructions involves 100 instruction fetch operations, 60 memory operand read operations and 40 memory operand write operations. The cache hit-ratio is 0.The average memory access time (in nanoseconds) in executing the sequence of instructions is __________.

View answer

A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer?

Share with a Friend

Answer this doubt

Question Description
A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer? for GATE 2024 is part of GATE preparation. The Question and answers have been prepared according to the GATE exam syllabus. Information about A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer? covers all topics & solutions for GATE 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer?.

Solutions for A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer? in English & in Hindi are available as part of our courses for GATE. Download more important topics, notes, lectures and mock test series for GATE Exam by signing up for free.

Here you can find the meaning of A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer?, a detailed solution for A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer? has been provided alongside types of A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice A microprocessor accepts external interrupts (Ext INT) through a ProgrammableInterrupt Controller as shown in the figure.Assuming vectored interrupt, a correct sequence of operations when a single externalinterrupt (Ext INT1) is received will be :a)Ext INT1 → INTA → Data Read → INTb)Ext INT1 → INT → INTA → Data Readc)Ext INT1 → INT → INTA → Address Writed)Ext INT1 → INT → Data Read → Address WriteCorrect answer is option 'B'. Can you explain this answer? tests, examples and also practice GATE tests.

Explore Courses for GATE exam