Consider the following data path diagram.Consider an instruction: R0 andlarr; R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer?

EduRev

All Courses

Explore Courses UPSC Exam UPSC Test Series Free Notes EduRev Infinity

Open App

GATE Exam > GATE Questions > Consider the following data path diagram.Cons...

Join the Discussion on the App

Consider the following data path diagram.

Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.
1. R2_r, TEMP1_r, ALU_add, TEMP2_w
2. R1_r, TEMP1_w
3. PC_r, MAR_w, MEM_r
4. TEMP2_r, R0_w
5. MDR_r, IR_w
Which one of the following is the correct order of execution of the above steps?

a)
3, 5, 1, 2, 4
b)
2, 1, 4, 5, 3
c)
1, 2, 4, 3, 5
d)
3, 5, 2, 1, 4

Correct answer is option 'D'. Can you explain this answer?

FREE This question is part of

Test : CSE Past Year Paper 2020

Attempt Test

Attempt this Test

Verified Answer

Consider the following data path diagram.Consider an instruction: R0 &...

1. Send the address to memory via MAR.
2. Read the opcode into IR from the memory via MBR.
3. Send the first operand to Temp1(ALU).
4. Read the second operand directly from the R2 and process the data in ALU and store the result into TEMP2.
5. Store the result into R0.

View all questions of this test

View all answers Start learning for free

< Previous Question Next Question >

Explore Courses for GATE exam

Similar GATE Doubts

Consider a 5-stage pipeline having stages as Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Execute (EX) and Write Back (WB). Here we are given 4 instructions. IF, ID, OF and WB stages take 1 clock cycle each, but the EX-stage takes 1 cycle for ADD and SUB, 2 cycles for MUL and 3 cycles for DIV operation. If the operand forwarding technique is used from EX stage to OF stage and the clock rate of pipeline processor is 5 GHz, then choose the correct statement(s), considering the below table

View answer

Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor. Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions, 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALU instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is _____. Correct answer is between '2.15,2.18'. Can you explain this answer?

View answer

Consider an instruction pipeline with five stages without any branch prediction: FetchInstruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) andWrite Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 nsand 6 ns, respectively. There are intermediate storage buffers after each stage and the delay ofeach buffer is 1 ns. A program consisting of I2 instructions I1 , I2 , I3 ,......I is executed in thispipelined processor. Instruction I4 is the only branch instruction and its branch target is 9 I . Ifthe branch is taken during the execution of this program, the time (in ns) needed to completethe program is

View answer

Consider a non-pipelined processor operating at 2.5 GHz. It takes 5 clock cycles to complete an instruction. You are going to make a 5-stage pipeline out of this processor.Overheads associated with pipelining force you to operate the pipelined processor at 2 GHz. In a given program, assume that 30% are memory instructions. 60% are ALU instructions and the rest are branch instructions. 5% of the memory instructions cause stalls of 50 clock cycles each due to cache misses and 50% of the branch instructions cause stalls of 2 cycles each. Assume that there are no stalls associated with the execution of ALL) instructions. For this program, the speedup achieved by the pipelined processor over the non-pipelined processor (round off to 2 decimal places) is ________. Correct answer is '2.16'. Can you explain this answer?

View answer

A 5 stage pipelined processor has IF, ID, EXE, MEM and WB. WB stage operation is divided into two parts. In the first part register write operation and in the second part register read operation is performed. The latencies of all those stages are 300, 400, 500, 500 and 300 (in nano secon d) respectively. Consider the following code is executed on this processorFind minimum number of nop instructions (no operation) to eliminate hazards without using operans forwarding. (Assume each instruction takes one cycle to complete its operation in every stag e) Correct answer is '4'. Can you explain this answer?

View answer

Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer?

Share with a Friend

Answer this doubt

Question Description
Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer? for GATE 2024 is part of GATE preparation. The Question and answers have been prepared according to the GATE exam syllabus. Information about Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer? covers all topics & solutions for GATE 2024 Exam. Find important definitions, questions, meanings, examples, exercises and tests below for Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer?.

Solutions for Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer? in English & in Hindi are available as part of our courses for GATE. Download more important topics, notes, lectures and mock test series for GATE Exam by signing up for free.

Here you can find the meaning of Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer? defined & explained in the simplest way possible. Besides giving the explanation of Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer?, a detailed solution for Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer? has been provided alongside types of Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer? theory, EduRev gives you an ample number of questions to practice Consider the following data path diagram.Consider an instruction: R0 ← R1 + R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.1.R2r, TEMP1r, ALUadd, TEMP2w2.R1r, TEMP1w3.PCr, MARw, MEMr4.TEMP2r, R0w5.MDRr, IRwWhich one of the following is the correct order of execution of the above steps?a)3, 5, 1, 2, 4b)2, 1, 4, 5, 3c)1, 2, 4, 3, 5d)3, 5, 2, 1, 4Correct answer is option 'D'. Can you explain this answer? tests, examples and also practice GATE tests.

Explore Courses for GATE exam